### University of Connecticut CSE 4302 / CSE 5302/ ECE 5402: Computer Architecture Fall 2024

## Programming Assignment 2: Pipelined RISC-V Simulator with Control-Flow Instructions and Forwarding

Due October 3, 2024 @ 11:59 PM on HuskyCT

Ensure that your git repository is up-to-date by executing git pull within the cse4302 directory. This will create a new pa2 directory in the repository root that contains the materials for this programming assignment. There are several source code files in the src directory, but you will only modify sim\_stages.c for this assignment; you are not allowed to modify any other files in the src and unittests directories or the two Bash scripts.

You will modify sim\_stages.c to implement a fully functional 5-stage pipelined processor simulator for the *riscv-uconn* ISA. Your simulator implementation must be functional and terminates for all unit tests in the unittests directory. The dump\_all.sh script will automatically execute each assembled unit test and gather the required outputs in a single pa2\_out.txt file. You are encouraged to write and test your own unit tests, but they will not contribute to your grade for PA2.

In addition to the RISC-V instructions from PA1, this assignment will integrate the following instructions.

- 1. I-Type Instructions: JALR
- 2. B-Type Instructions: BEQ, BNE, BLT, BGE
- 3. J-Type Instructions: JAL

## 1 Support for Control-flow Instructions

The first part of this assignment is to to modify the decode(), execute(), memory(), and writeback() functions to support ITYPE, BTYPE and JTYPE instructions. Refer to the Introduction to riscv-uconn document for more details. To support control flow instructions, two new pipeline global variables are added (Figure 1.1). These variables are accessible to each pipeline stage and must be updated correctly to implement control flow instructions.

Pipeline Control Variables	Description
j_taken	Set when an unconditional branch is taken
br_mispredicted	Set when a conditional branch is taken

Figure 1.1:	Global	variables	for	control	flow	instructions.
-------------	--------	-----------	-----	---------	------	---------------

The fetch stage must detect the change in control flow by observing the j\_taken and br\_mispredicted global signals. When any of these signals is set to '1', it implies that the fetch stage must create a pipeline bubble by injecting a nop.

The **decode stage** asserts j\_taken when an unconditional branch instruction (JAL or JALR) changes the program control flow. When the global signal br\_mispredicted is set to '1' the decode stage must create a pipeline bubble by injecting a nop.

The execute stage asserts br\_mispredicted if the branch is taken for the B-type instructions. In this case the advance\_pc() function is used to update the program counter to computed branch address.

Make sure the pipeline interlock logic from PA1 is updated for the control flow instructions.

# 2 Support for Forwarding

The second part of this assignment is to add forwarding to the RISC-V pipeline. When forwarding is enabled, the machine will enable forwarding paths from the execute, memory, and writeback stages to the decode stage. When forwarding is not enabled, the machine will interlock when a hazard is detected. Pipeline-related control variables responsible for forwarding are added in sim\_core.h and listed in Figure 2.1.

Pipeline Control Variables	Description
forwarding_enabled	Enables / disables the forwarding paths
dout_exe, dout_mem, dout_wb	Holds the value of forwarded data
lw_in_exe	Set when a load word instruction in the execute stage

### Figure 2.1: Global variables for forwarding logic.

When forwarding is enabled in the **decode stage**, the forwarded data values in dout\_exe, dout\_mem, or dout\_wb are used to avoid interlocking when a RAW hazard is detected. A load word (LW) instruction in the execute stage does not have dependent data to forward. Thus, the decode stage must assert pipe\_stall when lw\_in\_exe global signal is asserted, and the corresponding dependency is detected.

The **execute stage** sets dout\_exe to the ALU output value so it is forwarded to the decode stage. Similarly, the **memory stage** sets its output in dout\_mem, and **writeback stage** sets its output in dout\_wb so the respective values are forwarded to the decode stage.

The simulator executable accepts a program argument that controls whether forwarding is enabled or not:

#### \$ ./simulator OUT\_FILE FORWARDING\_ENABLED

where OUT\_FILE is an assembled *riscv-uconn* program and FORWARDING\_ENABLED is either 0 or 1 to indicate that forwarding is disabled or enabled respectively. The forwarding enabled status is visible in the sim\_stages.c file through the forwarding\_enabled variable declared in sim\_core.h.

To capture the output for PA2, run the following command:

./dump\_all.sh

When you have completed the programming assignment, submit your sim\_stages.c and pa2\_out.txt files via HuskyCT.