University of Connecticut CSE 4302 / CSE 5302/ ECE 5402: Computer Architecture Introduction to riscv-uconn

The programming assignments (PAs) will make use of *riscv-uconn*, a RISC-V simulator developed by UConn's Computer Architecture Group (CAG). Each PA will provide incomplete simulator code and a detailed description of the functionality that must be implemented, as well as the expected deliverables to be submitted through HuskyCT.

1 Instruction Set Architecture

1.1 Memory

riscv-uconn memory is partitioned into instructions and data, and its total size is limited to 16,384 addresses. A word (4 bytes, or 32-bits) is stored at each memory address, leading to a total memory capacity of 65,538 bytes. The machine only supports word addressable memory[] array.

Instructions reside in the first 256 locations of memory, starting from address 0. Each instruction is one word. A total of 256 instructions (1,024 bytes) can be stored in memory. Each instruction word is read from right to left.

Data resides in addresses 256 through 16,383. Each address contains a single word of data.

1.2 Program Counter

The machine's program counter register (pc) initially points at address 0, and addresses the first instruction word (4 bytes). The next instruction word is at address 4, and so on and so forth. The index into the memory[] array is always computed by dividing pc by 4. For example, if the pc is 32, the index containing the corresponding instruction word is calculated as $32/4 = 8$. Instructions increment the program counter by calling advance_pc() function. However, control flow instructions (BNE, BEQ, BLT, BGE, JAL, and JALR), may modify the next program counter to a non-sequential instruction address. Make sure to pay special attention to where control-flow instructions resolve.

1.3 Registers

The machine implements a RISC-V ISA with 32 registers, where each register is 32-bits (or one word). These ISA registers are stored in the registers[] array, as shown in Table [1.](#page-0-0)

Table 1: riscv-uconn registers and their purposes.

The zero register is expected to contain a value of 0, but it will be set to 1 to trigger program termination. The mapping from register indices $(0-31)$ to register names can be found in register map.c in the src directory.

1.4 Instructions

The riscv-uconn instruction format is the same as the standard RISC-V 32-bit integer instruction set. A 32 bit instruction is broken down into six formats: R-Type (figure [1.1\)](#page-1-0), I-Type (figure [1.2\)](#page-1-1), S-Type (figur[e1.3\)](#page-1-2), (figure B-Type) [1.4,](#page-1-3) U-Type (figure [1.5\)](#page-1-4), and J-Type (figure [1.6\)](#page-1-5).

Figure 1.6: J-Type instruction format

The 7-bit opcode field, 3-bit funct3, and 7-bit funct7 fields are used to differentiate between instruction types. The 5-bit rd, rs1, and rs2 fields encode the indices of the destination, source 1, and source 2 registers, respectively. The imm field encodes the immediate/offset value used by various instruction types. The size and encoding of the immediate varies depending on the instruction type. Fields for each instruction type are already extracted for you at the start of the decode stage in \sin _stages.c using the function decodefields(). The binary values for different fields are defined in instruction_map.h. You may find #define statements helpful when working on your program assignments.

2 Assembler

The riscv-uconn assembler is provided to you and will not be modified. However, you will need to compile it by following the instructions in the assembler's README.md. The assembler converts instructions to machine code. The assembler directives .text and .data direct the assembler to the start of instruction and data memory respectively. For example, instructions following .text are converted into 32-bit machine code starting at address 0. The .data assembler directive identifies the start of data memory. Each data word (defined with the .word) following the directive will be loaded into memory starting at address 256. For example, the third word after .data will have a memory address of 258.

3 Simulator Structure

The simulator source code is located in the src directory. sim_core.c contains the simulator initialization functions and the main simulation loop as well as the machine's registers and memory. $sim_stages.c$ contains the functions for implementation of the pipeline stages.

sim_core.c contains the simulator's entry point main(), initialization function initialize(), main simulation loop process_instructions(), registers, and memory.

main() simply invokes the initialization function and main simulation loop, and prints state information (committed instructions, simulated cycles, register contents, memory contents, etc.) after the simulation terminates.

initialize() clears the machine's registers and memory, and loads the assembled *.out file into the machine's memory beginning with the .text (code) section. Each row (instruction) in the *.out file is read one by one and loaded into memory starting at address 0. The row containing 11111111111111111111111111111111 indicates the end of the code section, and is not loaded into memory. The following rows contain the data section and are loaded into memory starting at address 256.

process_instructions() contains the main simulation loop responsible for executing instructions. In the 5-stage pipeline implementation, the simulation loop invokes the pipeline functions (fetch(), decode(), execute(), memory_stage(), and writeback()) and handles the passing of state information between stages. Note the order of the invocation of these functions is done to ensure the pipeline concurrency is managed correctly by the simulator. The program counter, pc is also updated with the next program counter, pc_n. The simulation loop checks for the simulation termination condition, i.e., when an instruction has written a 1 to the $x0$ register, such as in addi $x0$, $x0$, 1, the simulator terminates.

The implementation of pipeline stages are in sim_stages.c. The fetch() function fetches an instruction and stores its dynamic metadata in the State structure. Then, the simulator calls advance_pc(). Finally, the State structure is returned and gets forwarded to the input of decode(). The output of decode() is then forwarded to execute(), and so on and so forth.

State information is passed between pipeline stages using the State structure, which is maintained for each pipeline stage and contains dynamic information about the instruction being processed. The definition of the State structure can be found in sim_core.h, and its contents are outlined in Figure [3.1.](#page-3-0)

4 Implementation Details for Instructions

The implementation details of each instruction in our RISC-V ISA are described next.

4.1 R-Type Instructions: [ADD, SUB, AND, OR, XOR, SLT, SLL, SRL](#page-2-0)

ADD

SUB

Implementation is the same as ADD except that the − operator is used to compute the output value in the execute stage.

AND

Implementation is the same as ADD except that the & operator is used to compute the output value in the execute stage.

OR

Implementation is used to compute the output value in the $\frac{1}{2}$ execute stage.

XOR

execute stage.

SLT

Implementation is the same as ADD except that the < operator is used to compute the output value in the execute stage.

SLL

Implementation is the same as ADD except that the $<<$ operator is used to compute the output value in the execute stage.

SRL

Implementation is the same as ADD except that the >> operator is used to compute the output value in the execute stage.

4.2 I-Type Instructions: [LW, JALR ,ADDI, ANDI, ORI, XORI, SLTI, SLLI,](#page-5-0) [SRLI](#page-5-0)

LW

JALR

ADDI

Note: The encoding for a "nop" (no operation, or an instruction that does nothing) is represented by the instruction addi x0, x0, 0 which has no side effects on the register and memory state of the machine.

ANDI

ORI

Implementation is the same as ADDI except that the | operator is used to compute the output value in the execute stage.

XORI

Implementation is the same as ADDI except that the \land operator is used to compute the output value in the execute stage.

SLTI

Implementation is the same as ADDI except that the < operator is used to compute the output value in the execute stage.

SLLI

Implementation is the same as ADDI except that the << operator is used to compute the output value in the execute stage.

SRLI

Implementation is the same as ADDI except that the >> operator is used to compute the output value in the execute stage.

4.3 S-Type Instructions: [SW](#page-7-0)

SW

4.4 B-Type Instructions: [BEQ, BNE, BLT, BGE](#page-7-1)

BEQ

stage.

BLT

Implementation is the same as BEQ except that the branch condition tests for a less than condition in the execute stage.

BGE

Implementation is the same as BEQ except that the branch condition tests for a greater than or equal to condition in the execute stage.

Note: The offset in B-Type instructions is calculated by the assembler using the difference between the 32 bit address of the instruction and the address of the label. For example, if a program wants to loop back four instructions, then the offset will be stored as $0x$ FFFFFFF0 or -16. The branch address will then be calculated as pc+(-16), which will allow the program to loop back four instructions. Similarly, if the program wants to loop forward 4 instructions, then the offset will be stored as 0x10 or 16. When the condition is checked, the branch address will be calculated as pc+16.

4.5 U-Type Instructions: [LUI](#page-9-0)

LUI

4.6 J-Type Instructions: [JAL](#page-9-1)

JAL

Note: For the J-Type instruction, the offset immediate is not encoded with the bits in-order. The decode fields() function re-orders the bits within the instruction according to the encoding indices to correctly calculate the target address.

5 Debugging

You have several options for debugging your simulator implementation. printf statements can be added anywhere in sim_stages.c so long as they are properly gated by the debug flag variable at the top of the file. util.c provides some helpful debugging functions that output the register (rdump()) and memory (mdump()) contents. Several of these debugging functions are used in the core simulator implementation by default. You may use these functions so long as they are properly gated by the debug flag.

A facility called pipe trace is added to the simulator to support visualization of instruction processing across

cycles. The file pipe_trace.txt will be created whenever the simulator is executed. The pipe_trace flag variable in sim_stages.c toggles whether pipe tracing is enabled or not. You may insert debugging information into the pipe trace file so long as it is properly gated with the debug flag. Refer to sim_core.c for examples of writing to the pipe trace. Additionally, when using the pipe_trace output, you may configure the display mode of the trace. You may toggle between register numbers and ABI names, and between hexidecimal and decimal values for immediate. This is toggled by changing the pipe_trace_mode variable in sim_stages.c according to the below table: Finally, you may use the GDB debugger (see the guide here:

<https://condor.depaul.edu/glancast/373class/docs/gdb.html>). You can run the simulator with a unit test under GDB using the following:

\$ gdb ./simulator unit_test.out