


Part 1: Adding Signals to Your Waveform

1. Click Window → Scope



Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

SIMULATION - Behavioral Simulation - Functional - sim_1 - TEST_ADD

Scope x Sources

Name	Desi...	Bloc...
TEST_ADD	TEST_AC	VHDL Er
U1		

Objects x Protocol Instan

Name	Value	Data...
a[0:0]	1	Array
b[0:0]	0	Array
c[0:0]	0	Array
im	1	Logic
out	0	Logic
inp[1:0]	1	Array

2. Right click the module that contains the signals you want to add to the waveform

3. Click 'Add to Wave Window'

Untitled 1

4. Relaunch the simulation

Time (ps)	A[0:0]	B[0:0]	CIN[0:0]	SUM	COUT
999,992 ps	0	0	0	1	0
999,994 ps	0	1	0	1	0
999,996 ps	0	1	1	1	0
999,998 ps	0	1	1	1	0
1,000,000 ps	1	1	1	1	0

Tcl Console x Messages Log

```
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_ADD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1035.566 ; gain = 0.000
```

Type a Tcl command here

Part 2: Guidelines and Tips For Waveform Formatting

