PAO Guide ECE 3401/CSE 3302 – Spring 2024

Course TA contact information: Zachary DiMeglio zachary.dimeglio@uconn.edu



Getting Started

At this point, it is assumed you either

- 1. Have Vivado downloaded on your personal computer
- 2. Are connected to an SoE computer via UConn Anyware
- 3. Are in E2 305/306/307 and are using one of the provided desktops

If you haven't already, go through the Vivado toolchain guide to get started with the software we will use.



Q vivado 2020.1

Vivado 2020.1

Search school and web

Q vivado download Q vivado xilinx Q vivado 2020.2

O vivado hls

O vivado tutorial

O vivado 2019.1

Apps (4)

O vivado license manager

Best match

App Apps

O vivado - See school and web res

Documen



Welcome to ENGR Learning

- Do not save files to the desktop or C: drive.
- Only save files to your P: drive.
- Files not saved to the P: drive may be deleted on log
- Automatic logoff occurs after 30 minutes of inactivit
- Printing is 5 cents/page and you get 50 free pages/s
- To add print money, please visit the Help Desk locate
- You can get emergency printing at accounts.engr.ucc





ts W	'eb Sett	tings People Fold	
		Vivado 2020.1	
ults	>	Арр	
	>	C Open	
	>	Run as administrator	
	>	Open file location	
	>	Pin to taskbar	nn.edu
	>	🔟 Uninstall	ing Ar
	>		matica
	>		ola iPSS
			onn edu

📙 🔎 Search 🔲 💭 📜 💽 🏄

VEBPAGE: www.ets.engr.uconn.edu

ware VPC

38°F Cloudy

2 Recycle Bin

Google Chrome

ヘ GT CD) 11:37 AM 1/10/2023









*As of Jan 10, 2023, the P: drive is discontinued. When working on UConn Anyware / E2 computers, files saved at 'C:/Users/abc12345/...' will remain saved after logging off. If you plan on working on both personal and UConn computers, you should also consider saving to OneDrive. Saving to OneDrive will allow you to access files through a synced folder accessible through your personal computer and UConn Anyware desktop.



















Quick Start											
<u>Create Project</u> > Open Project > Open Example Project >	New Project Default Part Choose a default Xilinx p	art or board for you	ır project.								~
	Parts Boards										
ks	Reset All Filters										
P	Category: All		~	Pac	kage: All		~	Te	emperature: All		~
P >	Family: All		~	Spe	ed: All		~	St	tatic power: All		~
Hardware Manager > Stores >	Search: Q-		~								
	Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transce	i i
	xc7k70tfbg676-2L	676	300	41000	82000	135	0	240	8	0	^
ning Center	xc7k70ttbg676-1	676	300	41000	82000	135	0	240	8	0	
	xc7k70tfbv484-2	484	285	41000	82000	135	0	240	4	0	
on and Tutorials >	xc7k70tfbv484-2L	484	285	41000	82000	135	0	240	4	0	
deos >	xc7k70tfbv484-1	484	285	41000	82000	135	0	240	4	0	
es Guide >	xc7k70tfbv676-3	676	300	41000	82000	135	0	240	8	0	
	xc7k70tfbv676-2	676	300	41000	82000	135	0	240	8	0	
	xc7k70tfbv676-2L	676	300	41000	82000	135	0	240	8	0	
	xc7k70ttbv676-1	676	300	41000	82000	135	0	240	8	0	
	<	404	203	41000	82000	155	U	240	4	>	ř
	•					[< Back	Nei	xt > Einis	sh Can	cel

7. Keep default part and click 'Next.' Then, click 'Finish' on the next window.

Tcl Console New Project Wizard v

New Project Wizard will guide you through the process of selecting design sources and a target device for a new project.





Lab0 - [C:/Users/zpd17002/lab0/lab0.xpr] -	- Vivado 2020.1 ts <u>Window Layout View Help</u> Q- Quick Access						- O × Ready		
Flow Navigator = = = 2							Default Layout V		
PROJECT MANAGER	PROJECT MARAGEN-1800						1.0		
Settings			Project Summary		8. Leav	ve this par	t as is and $click^{2}$		
Add Sources		Opdaung C 👽	Overview Dashboar	a	OI LCU				
Language Templates	> Cutility Sources		Settings Edit		'OK ' You will be adding the port				
무 IP Catalog			Project name:	lab0					
IP INTEGRATOR Open Block Design			Project location: Product family: Project part:	C:/Users/zpd17002/lab0 Kintex-7 xc7k70tfbv676-1	definit	ions in the	e VHDL code later.		
Generate Block Design			Top module name:	Not defined	1				
		À Define Module	Torrationaucae		×				
 SIMULATION Run Simulation 		Define a module For each port sp	e and specify I/O Ports to ad becified:	ld to your source file.		Implementation			
 PROGRAM AND DEBUG 		Ports with bla	nk names will not be written	l.		Status:	Not started		
👫 Generate Bitstream	Hierarchy Libraries Compile Order	Madula Definiti				Messages:	No errors or warnings		
> Open Hardware Manager	Properties	Entity name: lab0				Part Strategy: Report Strategy: Incremental implementation:	Vivado Implementation Defaults		
		Architecture	Architecture name: Behavioral				Vivado Implementation Default Reports		
		I/O Port Definitions							
		↑ ↓			Timing				
		Port Name	e Direction Bus MSE in V	3 LSB 0 0			Run Implementation to see timing results		
	Select an object to see properties				V	Power			
					OK Cancel		Run Implementation to see power results		
	Tcl Console Messages Log Reports Design Runs Q ₹ ♦ 14 ≪ ▶ >> + %	×					? _ D 더		
	Name Constraints Status WNS TNS V	VHS THS TPWS	Total Power Failed Rout	es LUT FF BRAM UR	AM DSP Start Elapsed	Run Strategy	Report Strategy		
						Vivado Synthesis Defaults (Vivado Synthe Vivado Implementation Defaults (Vivado	esis 2020) vivado Synthesis Default Reports (vivado Synthesis Implementation 2020) Vivado Implementation Default Reports (Vivado Imp		
	< C						>		
Bartly sunny			♀ Search	u o 📮 🤤	<u>è</u> 9-		へ 口 中)) 12:09 PM 1/10/2023		



9. Double click 'lab0(Behavioral) (lab0.vhd)' to open the project file.

A lab0 - [C:/Users/zpd17002/lab0/lab0.xpr]	J - Vivado 2020.1	– 0 ×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> r	rts <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp <u>Q</u> - Quick Access	Ready
🕞 (🗛) 🖉 (📷) 🗙 (🕨		🗮 Default Layout 🗸 🗸
Flow Navigator 😤 🚔 ? 🔔	PROJECT MANAGER - lab0	? ×
✓ PROJECT MANAGER	Source 2 E F X Draiget Summary x Jab0 and x	2 0 1
🍄 Settings		:
Add Sources	C/Users/zpd17002/lab0/lab0.srcs/sources_1/new/lab0.vhd	×
Language Templates		\$
👎 IP Catalog	> Constraints	^
	> Simulation Sources (1) 5 Create Date: 01/10/2023 12:11:01 PM	
 IP INTEGRATOR 	> Utility Sources 6: Design Name: 7: Module Name: lab0 - Behavioral	
Create Block Design	8 Project Name:	
Open Block Design	10 - Tool Versions	
Generate Block Design	11 ', Description:	
	13 Dependencies:	
	14 Revision:	
Run Simulation	16 Revision 0.01 - File Created	
✓ RTL ANALYSIS	Hierarchy Libraries Compile Order	
> Open Elaborated Design		
	Source File Properties ? _ D II X 21	
✓ SYNTHESIS	● lab0.vhd ← → ✿ 23 library IEEE; 23 use IEEE.STD_LOGIC_1164.ALL;	
Run Synthesis	24 25 - Uncomment the following library declaration if using	
> Open Synthesized Design	Enabled 26 arithmetic functions with Signed or Unsigned values	
	Location: C/Users/zpd17002/lab0/lab0.srcs/sources_1/new 27 :use IEEE.NUMERIC_STD.ALL; 28 :	
	Type: VHDL 29 Uncomment the following library declaration if instantiating	
Run Implementation	Library: kil defaultib ···· 311ibrary UNISIM;	
> Open Implemented Design	Size: 0.9 KB 32use UNISIM.VComponents.all;	
	Modified: Today at 12:11:01 PM 34 🗇 entity lab0 is	
Generate Bitstream	Copied to: C/Users/zpd17002/lab0/lab0.srcs/sources_1/new 36 \ominus end lab0;	
> Open Hardware Manager	Read-only: No 37 : 38 ^C architecture Behavioral of lab0 is	
y open naraware manager	General Properties	v
	Tcl Console Messages Log Reports Design Runs ×	? _ 🗆 🗹
	$ \mathbf{Q} \mathbf{X} \mathbf{a} \mathbf{M} \mathbf{w} \mathbf{b} \mathbf{w} \mathbf{h} \mathbf{w} \mathbf{h} \mathbf{w} $	
	Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy	Report Strategy
	Vivado Synthesis Defaults (Vivado Synthesis Defa	2020) Vivado Synthesis Default Reports (Vivado Synthesi
	Vindo Implementation Defaults (Vivado Imp	vivado implementation Default Reports (Vivado Imp
2015		38:1 Insert VHDL
Partly sunny	📕 🔎 Search 📘 🖸 🎴 😍 🚣 🦫	へ L 中) 12:13 PM 1/10/2023



🍌 lab0 - [C:/Users/zpd17002/lab0/lab0.xpr] - '	Vivado 2020.1		- 0 ×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rts	<u>Window Layout View Help</u> Q- Quick Access		Ready
🕒 🔸 🛷 🗉 🛍 🗙 🕨			🗮 Default Layout 🗸 🗸
Flow Navigator 🗧 🚔 🗧 🔔	PROJECT MANAGER - lab0		? ×
✓ PROJECT MANAGER	Sources ? - D	Project Summary × lab0.vhd ×	2 🗆 🖒
Settings		C:/Users/zod17002/lab0/lab0 srcs/sources 1/new/lab0 vhd	×
Add Sources	✓ ☐ Design Sources (1)		*
Language Templates	BIT_ADDER(BHV) (lab0.vhd)		~
₽ IP Catalog	> Constraints	2 1-bit Adder	
 IP INTEGRATOR 	> Utility Sources	4 This is just to make a reference to some common things needed.	10.0
Create Block Design		5 LIBRARY IEEE; 6 use IEEE.STD_LOGIC_1164.ALL;	10. Copy + paste
Open Block Design		7 use IEEE.NUMERIC_STD.ALL;	
Generate Block Design		 9 We declare the 1-bit adder with the inputs and outputs 10 shown inside the port(). This will add two bits together(x,y), with a carry in(cin) and 	the code from
✓ SIMULATION		12 - output the sum(sum) and a carry out(cout).	
Run Simulation		14	labu.vnd starting
RTLANALYSIS	Hiararchy Librarias Compile Order	15 ; eum, cout : out STD_LOGIC); 16 ⊖ end BIT_ADDER;	
> Open Elaborated Design		17 18 This describes the fluctionality of the 1-BIT adder.	at line 1. Design
	Source File Properties ? _ □	I X 19 architecture BHV of BIT_ADD. 4 20 ' signal temp : unsigned(I downto 0 'signal' refers to an internal bus	
✓ SYNTHESIS	● Iab0.vhd ← →	21 begin 22 a calculate the complete sum	sources will now
Run Synthesis	Enabled	<pre>22 temp <= ('0' ε a) + ('0' ε b) + ('0' s cin); 'ε' concatenates 2 values.</pre>	
 Open Synthesized Design 	Location: C:/Users/zpd17002/lab0/lab0.srcs/sources_1/new	25 - Sum of the 1-BIT adder.	read
✓ IMPLEMENTATION	Type: VHDL ····	26 sum <= temp(0); 27	lead
Run Implementation	Library: xil_defaultlib ····	28 Carry out of the 1-BIT adder. 29 cout <= temp(1);	
> Open Implemented Design	Size: 0.9 KB	30 🗇 end BHV;	
PROGRAM AND DEBUG	Modified: Today at 12:16:41 PM		$(l_{a}b_{0})$
I Generate Bitstream	Copied to: C:/Users/zpd17002/lab0/lab0.srcs/sources_1/new		(1800.0110)
> Open Hardware Manager	Read-only: No	~	
	General Properties	¢	>
	Tcl Console Messages Log Reports Design Runs ×		2 5 5
	Q		
	Name Constraints Status WNS TNS WHS THS	PWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy	Report Strategy
	✓ ▷ synth_1 constrs_1 Not started	Vivado Synthesis Defaults (Vi	vado Synthesis 2020) Vivado Synthesis Default Reports (Vivado Synthesi
	impl_1 constrs_1 Not started	Vivado Implementation Defa	Its (vivado implementation 2020) Vivado implementation Default Reports (Vivado Implementation Default Reports Vivado Implementation Default
Partly sunny		💾 🔎 Search 🗉 😰 📜 💽 🏊 🦫	へ G [*] 中) 12:16 PM 1/10/2023











Iab0 - [C:/Users/zpd17002/ECE 3401/Iab0/	/lab0.xpr] - Vivado 2020.1								– ō ×
<u>File Edit Flow Tools Report</u>	ts <u>Window Layout View H</u> elp Q-Quick Access								Ready
									🗮 Default Layout 🗸 🗸
Flow Navigator ₹	PROJECT MANAGER - lab0								? ×
✓ PROJECT MANAGER	•								
Settings	Sources	? _ O Ľ X	Project Summary						? 🗆 🖒 X
Add Sources		Updating 🔉 🌣	Overview Dashboa	rd					
Language Templates	Design Sources (1)		Settings Edit						
₽ IP Catalog	> Constraints		Project normal	1-1-0			10 01:11		
	> 🗁 Simulation Sources (1)		Project name. Project location:	C:/Users/zpd17002	ECE 3401/lab0		TR. CIICK	OK, then	
 IP INTEGRATOR 	> 🗁 Utility Sources		Product family:	Kintex-7				/	
Create Block Design			Project part:	xc7k70tfbv676-1			'Yes '	•	
Open Block Design			Top module name:	BIT_ADDER			105.		
Generate Block Design		🔥 Define Module	🝌 Define Module		×	×			
		Define a module	and						
 SIMULATION 		For each port sp	pecifie ? The mod	lule definition has place	en changed.		Implementation		
Run Simulation		MSB and LSB Ports with bla	nk na	sure you want a se the	se values :				
				Yes <u>N</u> o			Status: Messa es:	Not started No errors or warnings	
Onen Elaborated Design	Hierarchy Libranes Compile Order	Module Definiti	on		_		Pr	xc7k70tfbv676-1	
> Open Elaborated Design	Properties	Entity name	test0			8	Strategy:	Vivado Implementation Defaults	
✓ SYNTHESIS		Architecture	name: Behavioral			0	Report Strategy:	Vivado Implementation Default Reports	
Run Synthesis		, <u>c</u> ontrocture	Bonanoral				Incremental Implementation:	None	
> Open Synthesized Design		I/O Port Def	initions				Timing		
		+ -	1				Timing		
✓ IMPLEMENTATION		Port Name	Direction Bus MS	B LSB				Run Implementation to see timing results	
Run Implementation			in 🗸 🗋	0 0	K				
> Open Implemented Design	Select an object to see properties					_	Power		
		?			OK	Cancel		Run Implementation to see power results	
PROGRAM AND DEBUG									
Generate Bitstream									
> Open Hardware Manager									
	Tcl Console Messages Log Reports Design Runs	×							? _ 🗆 🖒
	Q ≍ ≑ I4 ≪ ▶ ≫ + %								
	Name Constraints Status WNS TNS	WHS THS TPWS	Total Power Failed Rout	tes LUT FF BRA	M URAM DSP	Start Elapsed	Run Strategy	Report Strategy	
	✓ ▷ synth_1 constrs_1 Not started						Vivado Synthesis Defaults (Vivado Synth	esis 2020) Vivado Synthesis (Default Reports (Vivado Synthesi
	▷ impl_1 constrs_1 Not started						Vivado Implementation Defaults (Vivado	Implementation 2020) Vivado Implement	ation Default Reports (Vivado Im
	<								>
	·								
33°F Mix to stop			D Search		0				へ L (10:15 AM 1/12/2023



D \times Iab0 - [C:/Users/zpd17002/ECE 3401/Iab0/Iab0.xpr] - Vivado 2020.1 Q- Quick Access <u>F</u>ile Edit Flow Tools Reports Window Layout View Help Ready E, 🥕 🔲 🖿 🗙 🕨 li 🔅 Σ 🕺 🖉 🔀 🔚 Default Layout \sim 14. Double click on Flow Navigator PROJECT MANAGER - lab0 ? X ✓ PROJECT MANAGER test0(Behavioral) (test0.vhd)' × ? _ 🗆 🖒 X Sources Project Summary × test0.vhd Settings ø C:/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new/test0.vhd Add Sources Design Sources (1) Q 🖬 🔶 🥕 🐰 🖪 🖬 ¢ Language Templates to open the testbench. BIT_ADDER(BHV) (lab0.vhd) -- Enginee IP Catalog > Constraints Simulation Sources (2) 01/12/2023 10:17:22 AM reate Date: Design Name: ✓ IP INTEGRATOR im_1 (2) -- Module Name: test0 - Behavioral BIT_ADDER(BHV) (lab0.vhd) Create Block Design -- Project Name: test0(Behavioral) (test0.vhd) -- Target Devices: Open Block Design -- Tool Versions: >
Utility Sources Generate Block Design -- Description: -- Dependencies: ✓ SIMULATION 14 15 -- Revision: Run Simulation 16 -- Revision 0.01 - File Created -- Additional Comments: ✓ RTL ANALYSIS Hierarchy Libraries Compile Order 19 @ > Open Elaborated Design Source File Properties ? _ O Ľ X library IEEE: ✓ SYNTHESIS ← → ₫ test0.vhd 23 use IEEE.STD LOGIC 1164.ALL; 24 Run Synthesis 25 🖯 -- Uncomment the following library declaration if using Enabled > Open Synthesized Design 26 -- arithmetic functions with Signed or Unsigned values C:/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new --use IEEE.NUMERIC_STD.ALL; Location: VHDL ✓ IMPLEMENTATION Type: -- Uncomment the following library declaration if instantiating 29 -- any Xilinx leaf cells in this code. 30 Run Implementation Library xil_defaultlib ···· 31 --library UNISIM; --use UNISIM.VComponents.all; > Open Implemented Design Size: 0.9 KB 34 - entity test0 is Modified: Today at 10:17:22 AM ✓ PROGRAM AND DEBUG 35 -- Port (); C:/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new Copied to 36 end test0; Senerate Bitstream Read-only: No > Open Hardware Manager 38 🖂 architecture Behavioral of test0 is General Properties ? _ 0 6 Tcl Console Messages Log Reports Design Runs × Q 素 ♦ | ≪ ▶ ≫ + % Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy Report Strategy ✓ ▷ synth_1 constrs_1 Not started Vivado Synthesis Defaults (Vivado Synthesis 2020) Vivado Synthesis Default Reports (Vivado Synthesi impl_1 constrs_1 Vivado Implementation Defaults (Vivado Implementation 2020) Vivado Implementation Default Reports (Vivado Imp Not started 38:1 Insert VHDL 🔎 Search 📕 🚺 📜 🍋 🍌 10:18 AM - 33°F ^ 대 🕬 Mix to stop 1/12/2023



🍌 lab0 - [C:/Users/zpd17002/ECE 3401/lab0	D/lab0.xpr] - Vivado 2020.1		- o ×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u>	rts Window Layout View Help		Ready
			📰 Default Layout 🗸 🗸
Flow Navigator 😤 🌲 ? 🔔	PROJECT MANAGER - lab0		? ×
PROJECT MANAGER	Sources ? _ 🗆 🖾 ×	Project Summary × test0.vhd ×	2 🗆 2
Add Sources	Q X ♦ + Image:	C/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new/test0.vhd	×
Language Templates	Design Sources (1) Image: Second S	Q ★ → X □ □ X // □ Q 1 ○ 1-bit Adder Testbench	¢ ^=
‡F IP Catalog	Constraints Ginutation Sources (1)	2 3 A testbench is used to functionally test a digital design.	
 IP INTEGRATOR Create Block Design 	✓ Sim_1 (1) > 0 ♣ TEST_ADD(TEST) (test0.vhd) (1) > Utility Sources	 The design worked. The testbench should also report where the testbench failed. 	15. Copy + paste
Open Block Design	7 in Onny Sources	7 : 8 ⊖ This is just to make a reference to some common things needed. 9 ¦ LIBRARY IEEE;	the second frame
		10 TEEE.STD_LOGIC_1164.ALL; 11 Use IEEE.TEECTC_STD.ALL;	the code from
Run Simulation		13 Q Decare a testbench. Note: the testbench does not have any 14 Q input or output ports.	'test0.vhd' starting
✓ RTL ANALYSIS	Hierarchy Libraries Compile Order	ls⊖ entity TEST_ADD is ls⊖ end TEST_ADD; 17	at line 1
> Open Elaborated Design	Source File Properties $? = \Box \ \square \ \times$	<pre>18 : Describes the functionality of the tesbench. 19 ⊖ architecture TEST of TEST_ADD is 20 :</pre>	at fille 1.
✓ SYNTHESIS	● test0.vhd ← → 🌣	21 - The object that we wish to test is declared as a component of	Simulation sources
 Run Synthesis Open Synthesized Design 	Enabled Location: C:/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new	 This simply describes what the object's inputs and outputs are, it does not actually create the object. component BIT_ADDER 	will now read
IMPLEMENTATION Run Implementation	Type: VHDL ····	26 port(a, b, cin : in unsigned; 27 sum, cout : out STD_LOGIC); 28 end component;	
> Open Implemented Design	Size: 4.4 KB	29 30 Specifies which description of the adder you will use. 31 for UI: BIT ADDER use entity WORK BIT ADDER (BHV):	'TEST_ADD(TEST)
 PROGRAM AND DEBUG I Generate Bitstream Open Hardware Manager 	Modified: Today at 10:23:18 AM Copied to: C:/Users/zpd17002/ECE 3401/lab0/lab0.srcs/sim_1/new Read-only: No	32 33 Create a set of signals which will be associated with both the inputs 34 and outputs of the component that we wish to test. 35 signal A, B : unsigned (0 downto 0); 36 signal CIN : unsigned (0 downto 0);	(test0.vhd)(1)'
	General Properties	37 signal SUM : STD LOGIC;	×
	Tcl Console Messages Log Reports Design Runs × Q ₹ ♦ I ≪ ▶ >> + %		? _ 🗆 🗹
	Name Constraints Status WNS TNS WHS THS TPWS	Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy	Report Strategy
	▷ symm_1 consus_1 Not started ▷ impl_1 constrs_1 Not started	Vivado Synthesis Defadus (V Vivado Implementation Defa	ults (Vivado Implementation 2020) Vivado Implementation Default Reports (Vivado Implementation D
			136:10 Insert VHDL
J3°F Mix to stop		🚦 🔎 Search 🔲 📮 💽 🏊	へ 日 (4)) ^{10:23} AM 1/12/2023







Iab0 - [C:/Users/zpd17002/ECE 3401/Iab0/Iab0.xpr] - Vivado 2020.1





Questions

- 1. In BIT_ADDER(BHV) (lab0.vhd) what ...
 - a. is the purpose of the 'entity' declaration (line 13)?
 - b. is the purpose the 'architecture' declaration (line 19)?
- 2. In TEST_ADD(TEST) (test0.vhd)(1)...
 - a. what is the purpose of the 'component' declaration (line 25)?
 - b. what line # imports the functionality of the bit adder?
 - c. once the bit adder becomes instantiated, what line # maps the declared signals to the input/output ports of the adder?



Deliverables

Please submit a single PDF of the following:

- 1. A screenshot of the window shown in the slide 19
- 2. Your answers to the questions in slide 20

