A model to exploit power-performance efficiency in superscalar processors via structure resizing

Publication
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2010, Providence, Rhode Island, USA, May 16-18 2010