Exploring the performance implications of memory safety primitives in many-core processors executing multi-threaded workloads

Publication
Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy, HASP@ISCA 2015, Portland, OR, USA, June 14, 2015