Empirical model for cooperative resizing of processor structures to exploit power-performance efficiency at runtime