Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors

Publication
IEEE Trans. Dependable Secur. Comput.